Abstract: A high-speed capacitance difference-to-sum ratio measurement circuit is presented for differential capacitance transducers. It consists of a switched-capacitor input stage, two sample-and-hold (S/H) circuits followed by voltage-to-current (V/I) converters, and a current-ratio-controlled relaxation oscillator. This circuit offers a square-wave output whose oscillation period is directly proportional to the capacitance difference-to-sum ratio of the transducers. A prototype circuit built using discrete components exhibits conversion sensitivity (period per unit capacitance difference-to-sum ratio) amounting to 400 μs and linearity error as low as 0.037%. The maximum conversion time is about 160 μs when the capacitance difference-to-sum ratio is 0.4.
Introduction
Differential capacitance transducers are widely used in detecting pressure difference, linear displacement, acceleration, rotational angle, torque, and so on [1, 2, 3] . These consist of two ganged capacitors C a and C b whose capacitances are complimentarily varied by the change of a measurand. The measurand x can be detected, independently of the total capacitance, by the following ratiometric operation:
An interface circuit is necessary to detect the measurand x of a transducer and convert the result into a digital equivalent quantity. The switchedcapacitor technique is best suited for the interface circuit realization since the capacitance sum and difference between two capacitors can be easily performed via charge transfer operation in switched-capacitor circuits. Two methods are mainly used for implementing the switched-capacitor interface circuits. One is based on a switched-capacitor delta-sigma modulation analog-to-digital converter (ADC) [4, 5] , and the other is on an integrating ADC [6, 7, 8, 9] . These circuits provide high-accuracy signal processing results, but they are limited to low-speed applications because they average converted data [4, 5] or integrate detected data [6, 7, 8, 9 ] to obtain high-accuracy. Some application fields require high-speed conversion such as impact detection circuits for side air bags of vehicles, where the demanded detection period is 3-5 ms [10]. High-speed conversion can be achieved by using oscillation techniques in which the oscillation period is linearly proportional to a measurand. These types of converters track incremental changes in the measurand rapidly and their conversion resolution is determined by the frequency of the clock to be counted.
In this paper, a direct readout switched-capacitor interface circuit based on the relaxation oscillation technique is presented for a differential capacitance transducer. The conversion rate of the proposed scheme is considerably faster than the previous interface circuits, while the conversion linearity achieved is comparable to those of the previous circuits. Fig. 1 (a) shows the circuit diagram of the proposed interface circuit. It is composed of three main blocks: a switched-capacitor input stage including a differential capacitance transducer formed by C a and C b , two sample-andhold (S/H) circuits followed by voltage-to-current (V/I) converters, and a current-ratio-controlled relaxation oscillator. The switched-capacitor input stage operates with the non-overlapping four-phase clocks shown in Fig. 1 (b) , and produces the output voltage v O1 (t) corresponding to the transducer capacitance difference (C a − C b ) at the φ 2 phase and sum (C a + C b ) at the φ 4 phase, respectively. These voltages at each phase are sampled and held by the S/H circuits and converted into dc currents by the V/I converters. The converted currents in turn control the oscillation period of the currentratio-controlled relaxation oscillator so that the oscillation period is directly proportional to the capacitance difference-to-sum ratio x. Detailed circuit operation is described in subsequent subsections.
Circuit description and operation

Conversion of capacitance difference into DC current
To facilitate the operation consideration of the switched-capacitor input stage, its equivalent circuits at each phase are provided in Fig. 1 (c) through (f) . The arrows on the subfigures indicate charging or discharging paths. First of all, to see how the input stage takes the capacitance difference, refer to the equivalent circuits shown in Fig. 1 (c) and (d) . During the φ 1 phase the transducer capacitor C a is charged up to the reference voltage V R through the switches S 1 and S 5 , whereas the transducer capacitor C b and the feedback capacitor C f are discharged to the ground through the switches S 4 and S 7 , respectively, as illustrated in Fig 1 (c) . During the succeeding φ 2 phase, the charge stored in C a is transferred to C f and C b is charged up to V R through S 3 as shown in Fig 1 (d) , thus the net charge transferred to C f is (C a −C b )V R . Applying the charge conservation law to the inverting input terminal of the operational amplifier (op-amp) OA 1 , one can obtain the output voltage of the op-amp OA 1 at the φ 2 phase given by
This voltage v O1 (φ 2 ) is sampled and held by the lower S/H circuit and converted into a dc current by the lower V/I converter. The converted dc current is given by
where α is the common-base current gain of the bipolar junction transistors.
Conversion of capacitance sum into DC current
In order to observe how the switched-capacitor input stage obtains the capacitance sum, refer to Fig 1 (e) and (f). During the φ 3 phase, C a is charged up to the reference voltage V R through S 1 and S 5 , and C b through S 3 and S 5 , whereas C f is discharged to the ground, as shown in Fig. 1 (e) . The charges stored in C a and C b are transferred to C f during the next φ 4 phase as illustrated in Fig. 1 (f) , and thus the output voltage of the op-amp OA 1 at the φ 4 phase is given by
This voltage v O1 (φ 4 ) is sampled and held by the upper S/H circuit and converted into a dc current by the upper V/I converter. The converted dc current is given by
This conversion cycle is repeated for continuously converting the transducer capacitance difference and sum into the dc currents I C2 and I C1 , respectively.
Conversion of DC current ratio into oscillation period
The converted dc currents I C1 and I C2 control the oscillation period of the current-ratio-controlled relaxation oscillator so that the oscillation period is directly proportional to the capacitance difference-to-sum ratio (C a − C b )/(C a + C b ). The circuit diagram of the relaxation oscillator is shown in Fig. 2 (a) [11]. Two voltage amplifiers (one is composed of comparator and R 1 and the other OTA 2 and R 2 ) connected in a positive feedback manner form a Schmitt trigger whose threshold voltage v T H is directly proportional to the dc current I C2 . OTA 1 and the timing capacitor C 1 form an integrator whose time constant is proportional to the dc current I C1 . Waveforms associated with the oscillator are shown in Fig. 2 (b) . From these waveforms, one can find that the oscillation period T is given by
Substituting Eqs. (3) and (5) into Eq. (6), we have
Eq. (7) indicates that the oscillation period is linearly proportional to the capacitance difference-to-sum ratio x. The digital information can be obtained by counting the period T with an external clock.
Discussion of non-ideal effects
Potential error sources involved in the circuit are the parasitic capacitances of the differential capacitive sensor and the switches, and the channel charge injection and the clock-feedthrough from the switches. Here, the parasitic capacitances which are not connected to the inverting input terminal of the op-amps can be ignored, because they do not contribute to the charge transfer or the voltage sampling. On the other hand, the parallel parasitic capacitances which exist between the inverting input terminal of the op-amp OA 1 and ground may affect a voltage error in the v O1 due to the finite gain of OA 1 . This voltage error is inversely proportional to the gain of OA 1 , which is typically very high. Thus it also can be disregarded. Although all switches of the circuit shown in Fig. 1 (a) inject some charges to the capacitors at the switching instant, the switch S 5 connected to the inverting input terminal of the op-amp and the switches S 8 and S 9 of the S/H circuits mostly cause the error as they are switched from on to off. Since the voltage error across C f by the injected charge from S 5 is inversely proportional to the capacitance of C f and proportional to a voltage divided by a voltage divider that consists of the gate-overlap capacitance of the switch and C f , this error can be neglected by selecting a relatively large capacitance value (about 100 pF) for C f . In the similar reason, the voltage errors across C h by the injected charge from S 8 or S 9 can be ignored as well.
Experimental results
A prototype interface circuit shown in Fig. 1 was built using standard discrete components: LF356 for the op amps, 74HC4066 for the switches, MPQ2907 for the transistors, LM13600 for the OTAs, and LM339 for the comparator.
Passive component values were adopted as follows: C f = 100 pF, C h = C 1 = 10 nF, R C = 1 kΩ, R 1 = R 2 = 10 kΩ, and R P = 5.1 kΩ. The transducer was simulated using two film dielectric trimmer capacitors having the capacitance range of 1-40 pF, Sprague-Goodman Electronics, Inc., USA. The supply voltages were ±5 V and the reference voltage V R was +2 V. The frequency of the four-phase clocks was set to 100 kHz. Fig. 3 shows the experimental results of the interface. The oscillation period plotted in Fig. 3 (a) is proportional to the difference-to-sum ratio of the two ganged capacitors, confirming the ratiometric operation given by Eq. (7). The oscillation period was measured with an Agilent 53131A universal counter, having time interval resolution of 500 ps. The offset error of the conversion characteristic is 6.1 μs with a sensitivity (period per unit capacitance difference-to-sum ratio) amounting to 400 μs. This offset error is caused by the oscillation period change due to parasitic capacitances of the output of OTA 1 and the input of the comparator shown in Fig. 2 . The maximum conversion time is about 160 μs when the capacitance differenceto-sum ratio is 0.4. This conversion time is about six times faster than the fastest one of the previous works in [4, 5, 6, 7, 8, 9] , whose conversion times are in the range of 1-500 ms. A resolution as high as 11 bits can be obtained by counting the oscillation period with a 16-MHz clock signal. The linearity error of the conversion characteristic and the temperature stability of the oscillation period are shown in Fig. 3 (b) , indicating that the nonlinearity is as low as ±0.037% and the temperature stability is less than ±500 ppm/ • C over a temperature range of 0-70 • C. This nonlinearity is 1.3-4 times superior than those of the previous works in [5, 6, 7, 8, 9] , whose maximum nonlinearities are in the range of 0.05-0.2%. 
Conclusion
A new circuit has been described that converts the capacitance differenceto-sum ratio change of the differential capacitance transducers into its corresponding oscillation period change. The design principle and the circuit configuration are simple. In addition to these, the converter features high conversion speed and good linearity over the wide capacitance differenceto-sum ratio range. Thus, the proposed converter is expected to find wide applications in the high-speed signal processing of differential capacitance transducers.
